Formal verification : an essential toolkit for modern VLSI design / Erik Seligman, Tom Schubert, M.V. Achutha Kiran Kumar.

By:

Seligman, Erik

Contributor(s):

Material type: Text

9780128007273
0128007273

Other title:

Essential toolkit for modern VLSI design
Essential toolkit for modern very large-scale integration design

Subject(s):

DDC classification:

621.395 SEL

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Standard Loan	Moylish Library Main Collection	621.395 SEL (Browse shelf(Opens below))	Checked out	11/09/2023	39002100603969

Enhanced descriptions from Syndetics:

Formal Verification: An Essential Toolkit for Modern VLSI Design presents practical approaches for design and validation, with hands-on advice to help working engineers integrate these techniques into their work. Formal Verification (FV) enables a designer to directly analyze and mathematically explore the quality or other aspects of a Register Transfer Level (RTL) design without using simulations. This can reduce time spent validating designs and more quickly reach a final design for manufacturing. Building on a basic knowledge of SystemVerilog, this book demystifies FV and presents the practical applications that are bringing it into mainstream design and validation processes at Intel and other companies. After reading this book, readers will be prepared to introduce FV in their organization and effectively deploy FV techniques to increase design and validation productivity.

Includes bibliographical references and index.

Table of contents provided by Syndetics

Formal Verification: From Dreams to Reality
Basic Formal Verification Algorithms
Introduction to SystemVerilog Assertions
Formal Property Verification
Effective FPV For Design Exercise
Effective FPV for Verification
FPV "Apps" for Specific SOC Problems
Formal Equivalence Verification
Formal Verification's Greatest Bloopers: The Danger of False Positives
Dealing with Complexity
Your New FV-Aware Lifestyle

Author notes provided by Syndetics

Erik has worked at Intel Corporation in Hillsboro, Oregon for over two decades, in a variety of positions involving software, design, simulation, and formal verification. Currently he works in the Design Technology and Solutions division, where he supports formal verification usage for Intel teams worldwide. In his spare time he hosts the "Math Mutation" podcast, and serves as an elected director on the Hillsboro school board.

Tom recently joined the Electrical and Computer Engineering faculty at Portland State University and directs a graduate track in Design Verification and Validation. Previously, he was at Intel Corporation for 17 years in Hillsboro, Oregon, where he managed Intel's largest pre-silicon validation formal verification team develop and apply FPV techniques on multiple generations of microprocessor designs. Tom received a PhD in Computer Science from the University of California, Davis.

Kiran has been working at intel India for past 11 years and has worked in various areas of the chip design cycle which includes RTL design, structural design, circuit design, simulation and various levels of verification including formal verification. Currently he leads the formal verification efforts for the graphics design in Visual Platform Group and supports formal verification at intel india site.